Direct Up-conversion Using an Fpga-based Polyphase Modem

نویسنده

  • Rob Pelt
چکیده

1. ABSTRACT Performance requirements for broadband modems continue to push the limits of analog technology. Fortunately, today’s digital–to-analog converters (DACs) are approaching sampling rates in the gigahertz range. These DACs allow broadband modems to implement multichannel solutions completely in the digital domain. To fully utilize the available bandwidth of these DACs, new techniques in modem design must be considered. Using polyphase decomposition and sub-sampling, a field programmable gate array (FPGA)-based modem can provide frequency synthesis for the full Nyquist bandwidth of the DAC. This paper describes an FPGA-based modem implementation using these techniques.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Reconfigurable GSM Digital up Converter for Multirate Systems

In this paper an efficient multiplier based approach is presented to implement digital up converter for Software Defined Radio based GSM applications. The proposed DUC design has been implemented by hybridizing the multiplier based and multiplier less techniques. The concept of polyphase decomposition technique has been used to map the design on multiplier based FPGA. The speed performance has ...

متن کامل

Reconfigurable Agile Tag Reader Technologies for Combined EAS and RFID Capability

In the context of electromagnetic tagging, we present the results from our ongoing work to unify Electronics Article Surveillance (EAS) and RadioFrequency Identification (RFID) technologies using an open architecture design for tag readers. Two fundamental approaches are presented: microcontroller-based architectures and Field Programmable Gate Array (FPGA) architectures. Using these flexible d...

متن کامل

Symbol Synchronization for SDR Using a Polyphase Filterbank Based on an FPGA

This paper is devoted to the proposal of a highly efficient symbol synchronization subsystem for Software Defined Radio. The proposed feedback phase-locked loop timing synchronizer is suitable for parallel implementation on an FPGA. The polyphase FIR filter simultaneously performs matched-filtering and arbitrary interpolation between acquired samples. Determination of the proper sampling instan...

متن کامل

Applications of Polyphase Filters for Bandpass Sigma-delta Analog-to-digital Conversion

The traditional lowpass Sigma-Delta (Σ∆) based Analog-to-Digital (A/D) conversion principle has been recently extended to bandpass for direct IF conversion. Such converter offers high Signal-to-Noise (SNR) ratios for narrowband signals relative to the sampling frequency, at significantly lower oversampling ratios in comparison to the conventional lowpass Σ∆ converters. In this paper a sixth-ord...

متن کامل

FPGA based Speed Efficient Decimator using Distributed Arithmetic Algorithm

In this paper, an efficient FPGA implementation of a multipliers less decimator is presented for wireless application. DA has been used to implement a decimator taking advantage of embedded LUT based structure of FPGAs. Speed and area efficient solution is designed using half band polyphase decomposition FIR structure. The proposed decimator has been designed with MATLAB and synthesized with Xi...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2005